Regviz

Freescale Semiconductor /MKW40Z4 /XCVR /LPPS_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LPPS_CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKW40Z4/XCVR/LPPS_CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)LPPS_ENABLE 0 (0)LPPS_QGEN25_ALLOW 0 (0)LPPS_ADC_ALLOW 0 (0)LPPS_ADC_CLK_ALLOW 0 (0)LPPS_ADC_I_Q_ALLOW 0 (0)LPPS_ADC_DAC_ALLOW 0 (0)LPPS_BBF_ALLOW 0 (0)LPPS_TCA_ALLOW

LPPS_BBF_ALLOW=0, LPPS_ADC_DAC_ALLOW=0, LPPS_ADC_CLK_ALLOW=0, LPPS_QGEN25_ALLOW=0, LPPS_ADC_ALLOW=0, LPPS_TCA_ALLOW=0, LPPS_ENABLE=0, LPPS_ADC_I_Q_ALLOW=0

Description

LPPS Control Register

Fields

LPPS_ENABLE

LPPS Mode Enable

0 (0): LPPS mode disabled

1 (1): LPPS mode enabled
LPPS_QGEN25_ALLOW

LPPS_QGEN25_ALLOW

0 (0): Disallow TSM output qgen25_en to be duty-cycled during LPPS

1 (1): Allow TSM output qgen25_en to be duty-cycled during LPPS
LPPS_ADC_ALLOW

LPPS_ADC_ALLOW

0 (0): Disallow ADC-related TSM outputs {adc_en, adc_bias_en} to be duty-cycled during LPPS.

1 (1): Allow ADC-related TSM outputs {adc_en, adc_bias_en} to be duty-cycled during LPPS.
LPPS_ADC_CLK_ALLOW

LPPS_ADC_CLK_ALLOW

0 (0): Disallow ADC-related TSM outputs {xtal_adc_ref_clk_en, adc_clk_en} to be duty-cycled during LPPS.

1 (1): Allow ADC_CLK-related TSM outputs {xtal_adc_ref_clk_en, adc_clk_en} to be duty-cycled during LPPS.
LPPS_ADC_I_Q_ALLOW

LPPS_ADC_I_Q_ALLOW

0 (0): Disallow ADC_I/Q-related TSM outputs {adc_I_adc_en, adc_Q_adc_en} to be duty-cycled during LPPS.

1 (1): Allow ADC_I/Q-related TSM outputs {adc_I_adc_en, adc_Q_adc_en} to be duty-cycled during LPPS.
LPPS_ADC_DAC_ALLOW

LPPS_ADC_DAC_ALLOW

0 (0): Disallow ADC_DAC-related TSM outputs {adc_dac1_en, adc_dac2_en} to be duty-cycled during LPPS.

1 (1): Allow ADC_DAC-related TSM outputs {adc_dac1_en, adc_dac2_en} to be duty-cycled during LPPS.
LPPS_BBF_ALLOW

LPPS_BBF_ALLOW

0 (0): Disallow BBF-related TSM outputs {bbf_i_en, bbf_q_en, bbf_pdet_en, bbf_dcoc_en} to be duty-cycled during LPPS.

1 (1): Allow BBF-related TSM outputs {bbf_i_en, bbf_q_en, bbf_pdet_en, bbf_dcoc_en} to be duty-cycled during LPPS.
LPPS_TCA_ALLOW

LPPS_TCA_ALLOW

0 (0): Disallow TCA-related TSM outputs {tca_en, tza_i_en, tza_q_en, tza_pdet_en, tza_dcoc_en} to be duty-cycled during LPPS.

1 (1): Allow TCA-related TSM outputs {tca_en, tza_i_en, tza_q_en, tza_pdet_en, tza_dcoc_en} to be duty-cycled during LPPS.

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data